54ABT377 flip-flop equivalent, octal d-type flip-flop.
n Clock enable for address and data synchronization applications
n Eight edge-triggered D flip-flops n Buffered common clock n See ’ABT273 for master reset version n See.
n Eight edge-triggered D flip-flops n Buffered common clock n See ’ABT273 for master reset version n See ’ABT373 for tr.
The ’ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The sta.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 148.17KB)